




	A1	(11) Internationale Veröffentlichungsnummer: WO 98/37577 (43) Internationales Veröffentlichungsdatum: 27. August 1998 (27.08.98)
PCT/DE98/00421 Februar 1998 (13.02.98) 1 (20.02.97) DE Anmelder (US): ROBERT 30 02 20, D-70442 Erfinder: R. Franz [DE/DE]; J. SCHILP, Andrea Schwäbisch Gmünd		(81) Bestimmungsstaaten: JP, KR, US, europäisches Patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Veröffentlicht Mit internationalem Recherchenbericht.

SED PLASMA ETCHING METHOD FOR SILICON


ASIIERTES PLASMAÄTZVERFAHREN FÜR SILICIUM


anisotropic
in a silicon
during the
ng of at least
re deposited
ucture, said
patible with

anisotropen
einem Sili-
lasmaätzens
Strukturen
verbindung
ten werden,
möglich ist.



PCTWELTORGANISATION FÜR GEISTIGES EIGENTUM
Internationales BüroINTERNATIONALE ANMELDUNG VERÖFFENTLICHT NACH DEM VERTRAG ÜBER DIE
INTERNATIONALE ZUSAMMENARBEIT AUF DEM GEBIET DES PATENTWESENS (PCT)

(51) Internationale Patentklassifikation ⁷ : B81B 3/00	A1	(11) Internationale Veröffentlichungsnummer: WO 00/23376 (43) Internationales Veröffentlichungsdatum: 27. April 2000 (27.04.00)
(21) Internationales Aktenzeichen: PCT/DE99/03018 (22) Internationales Anmeldedatum: 22. September 1999 (22.09.99) (30) Prioritätsdaten: 198 47 455.5 15. Oktober 1998 (15.10.98) DE (71) Anmelder (für alle Bestimmungsstaaten ausser US): ROBERT BOSCH GMBH [DE/DE]; Postfach 30 02 20, D-70442 Stuttgart (DE). (72) Erfinder; und (75) Erfinder/Anmelder (nur für US): BECKER, Volker [DE/DE]; Im Wiesele 7, D-76359 Marxzell (DE). LAERMER, Franz [DE/DE]; Witikoweg 9, D-70437 Stuttgart (DE). SCHILP, Andrea [DE/DE]; Seelenbachweg 15, D-73525 Schwabisch Gmuend (DE).		(81) Bestimmungsstaaten: JP, US, europäisches Patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Veröffentlicht <i>Mit internationalem Recherchenbericht.</i> <i>Vor Ablauf der für Änderungen der Ansprüche zugelassenen Frist; Veröffentlichung wird wiederholt falls Änderungen eintreffen.</i>
(54) Title: METHOD FOR PROCESSING SILICON USING ETCHING PROCESSES (54) Bezeichnung: VERFAHREN ZUR BEARBEITUNG VON SILIZIUM MITTELS ÄTZPROZESSEN  (57) Abstract <p>The invention relates to a method for etching a first silicon layer (15) which is provided with an etching mask (10) for defining lateral recesses (21). Trenches (21') are produced in the area of the lateral recesses (21) in a first plasma etching process by means of anisotropic etching. As soon as a barrier layer (12, 14, 14', 16) buried between the first silicon layer (15) and another silicon layer (17) is reached, the first etching process virtually comes to a stop (17). This barrier layer is then etched through in the exposed areas (23, 23') using a second etching process. An etching of the other silicon layer (17, 17') is then effected in a subsequent third etching process. This enables the production of free-standing structures for sensor elements using a simplified process which is fully compatible with the process steps in IC integration technology.</p>		



Europäisches Patentamt
Eur pean Patent Offic
Office européen de br vets



(11) EP 0 865 151 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
16.09.1998 Bulletin 1998/38

(51) Int Cl.⁶: H02N 1/00

(21) Application number: 98301819.3

(22) Date of filing: 12.03.1998

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• Hoen, Storrs
Brisbane, CA 94005 (US)
• Taussig, Carl
Redwood City, CA 94061 (US)

(30) Priority: 14.03.1997 US 818209

(74) Representative: Powell, Stephen David et al
WILLIAMS, POWELL & ASSOCIATES
4 St Paul's Churchyard
London EC4M 8AY (GB)

(71) Applicant: Hewlett-Packard Company
Palo Alto, California 94304 (US)

(54) Electrostatic actuator

(57) An electrostatic actuator (10) comprises a first member (14) and a second member (12), the first member having a first opposed surface (15) that includes an array (17) of driven electrodes with pitch p_r , and the second member having a second opposed surface (13) and including an array (11) of drive electrodes. A support (e. g., 120) positions the first member adjacent the second member with the first opposed surface spaced apart from the second opposed surface by a spacing d . The ratio of the spacing and the pitch should be less than

eight, and is preferably less than 2.25. The support permits the first member to move relative to the second member, or vice versa. A voltage source (58,60) establishes a spatially substantially alternating voltage pattern on the array of driven electrodes. An electrode control (30) establishes a substantially alternating voltage pattern on the array of drive electrode, and selectively imposes a local disruption on the substantially alternating voltage pattern on the array of drive electrodes to move the movable one of the first member and the second member relative to the other.




FIG.1

EP 0 865 151 A2



(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 886 307 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
23.12.1998 Bulletin 1998/52

(51) Int. Cl.⁶: H01L 21/306, B41J 2/00

(21) Application number: 98111247.7

(22) Date of filing: 18.06.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: Ohkuma, Norio
Ohta-ku, Tokyo (JP)



(74) Representative:
Pellmann, Hans-Bernd, Dipl.-Ing. et al
Patentanwaltsbüro
Tiedtke-Bühling-Kinne & Partner
Bavariaring 4
80336 München (DE)


(30) Priority: 20.06.1997 JP 164499/97

(71) Applicant:
CANON KABUSHIKI KAISHA
Tokyo (JP)

(54) **A through hole formation method and a substrate provided with a through hole**

(57) A method of Si anisotropic etching makes it possible to relax the restrictions imposed upon the processing configuration of an Si substrate provided with the (100) plane orientation. This Si anisotropic etching method can be preferably used for the formation of the ink supply opening of an ink jet head, for example. When an Si material (Si substrate) having the (100) crystal plane orientation is processed by this anisotropic etching method, it is arranged to give heat treatment to such Si material in advance before etching. Thus, the processed section can be obtained in a bent configuration formed by the two (111) planes of crystal plane orientation. Therefore, the etching initiation surface is made smaller than that needed for the conventional art even when the same width should be obtained for a penetrating process, hence making a chip smaller accordingly for the reduction of costs.

FIG. 1B**FIG. 1C****FIG. 1D****EP 0 886 307 A2**



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 978 832 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
09.02.2000 Bulletin 2000/06

(51) Int. Cl.⁷: G11B 9/00, G11B 19/00,
G11B 17/00

(21) Application number: 99105553.4

(22) Date of filing: 18.03.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• Hoen, Storrs
Brisbane, CA 94005 (US)
• Merchant, Paul P.
Belmont, CA 94002 (US)
• Taussig, Carl P.
Redwood City, CA 94061 (US)

(30) Priority: 29.07.1998 US 126004

(71) Applicant:
Hewlett-Packard Company
Palo Alto, California 94304 (US)

(74) Representative:
Liesegang, Eva et al
Forrester & Boehmert,
Franz-Josef-Strasse 38
80801 München (DE)

(54) System and method for forming electrostatically actuated data storage mechanisms

(57) A plurality of data storage media (71) are integrated into a microfabricated data storage system (21). The media (71) are supported by a plurality of flexures (82) that allows the media (71) to move within a plane so that data can be stored at different locations on the media (71). The flexures (82), however, significantly resist any motion of the media (71) out of the plane. Therefore, tips (52) or other devices for writing or reading to or from the media (71) can be placed a small distance from the media (71), thereby facilitating attempts to microfabricate the data storage system (21). After forming the media (71) on a microfabricated wafer (32), the wafer (32) can be bonded to another microfabricated wafer (25), and the resulting structure can thereby be sealed by a gasket (62) in order to seal the media (71) within the data storage system (21). Preferably the bonding process to join the microfabricated wafers (25, 32) is CMOS (complementary metal-oxide semiconductor) compatible by using elements such as palladium and silicon that bond at relatively low temperatures.




Fig. 1B




Fig. 1A

EP 0 978 832 A2